Nitridation of the thin gate-SiO 2 has been widely adopted in the modern CMOS technology in order to suppress boron penetration from the p + -poly-Si gate and increase the oxide permittivity. However, nitrogen incorporation has been found to enhance the negative bias temperature instability (NBTI) of pMOS significantly [1] . The enhancement is found to relate with the N concentration near the SiO 2 /Si surface [2] [3] . Therefore, the ideal N distribution in the SiON film is 100%N in the upper layer and 0%N in the lower layer. Atomic layer deposition (ALD) of SiN on SiO 2 can realize such an N distribution, and excellent boron suppression and reliability characteristics have been demonstrated [4] [5] . In this paper, their carrier mobility and NBTI characteristics are examined, and the advantage of the ALD stack as a suitable gate-dielectric for next generation is cleared. 2. Device fabrication P + -poly-Si gated p-and n-MOSFETs were fabricated using a standard CMOS process [6] . For the ALD stack, approx. 2.0nm SiN was deposited on 2.0nm base-SiO 2 , followed by post-deposition-annealing. For the SiON film, approx. 3.5nm base-SiO 2 was plasma-nitrided to introduce nitrogen with 14% peak concentration. The devices had suffered a heavy thermal budget of 750 o C annealing for 60min peculiar to the DRAM fabrication process. The equivalent oxide thicknesses (EOT) of pMOS with SiN/SiO 2 , SiON, and pure-SiO 2 dielectrics are 3.9, 3.0 and 3.5nm, respectively, as extracted from the accumulation capacitance. EOT of the corresponding nMOS is approx. 0.2nm thicker due to the poly-Si depletion effect. Fig. 1 shows the I d -V g curves measured at |V d | = 50mV for devices with W/L = 10µm/10µm. V th shifts to positive significantly for the SiO 2 and SiON devices compared to the ALD-SiN/SiO 2 devices. While, the n
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Device fabrication
P + -poly-Si gated p-and n-MOSFETs were fabricated using a standard CMOS process [6] . For the ALD stack, approx. 2.0nm SiN was deposited on 2.0nm base-SiO 2 , followed by post-deposition-annealing. For the SiON film, approx. 3.5nm base-SiO 2 was plasma-nitrided to introduce nitrogen with 14% peak concentration. The devices had suffered a heavy thermal budget of 750 o C annealing for 60min peculiar to the DRAM fabrication process. The equivalent oxide thicknesses (EOT) of pMOS with SiN/SiO 2 , SiON, and pure-SiO 2 dielectrics are 3.9, 3.0 and 3.5nm, respectively, as extracted from the accumulation capacitance. EOT of the corresponding nMOS is approx. 0.2nm thicker due to the poly-Si depletion effect. Fig. 1 shows the I d -V g curves measured at |V d | = 50mV for devices with W/L = 10µm/10µm. V th shifts to positive significantly for the SiO 2 and SiON devices compared to the ALD-SiN/SiO 2 devices. While, the n + -poly-Si gated devices have similar V th (not shown here). Therefore, the positive V th shift in Fig. 1 can be ascribed to the boron penetration caused by the heavy thermal budget. As expected, the SiN/SiO 2 stack can suppress the boron penetration more effectively than the plasma-nitrided SiON film. . The interface trap density (N it ) of pMOS extracted from the DCIV peak height is approximately 0.57, 0.66, and 1.42×10 9 cm -2 for the ALD stack, plasma-nitrided-SiON, and pure-SiO 2 devices, respectively. For nMOS, the corresponding N it is 1.08, 1.21, and 11.5×10 9 cm -2 respectively. For both p-and n-MOSFETs, the ALD stack devices have the lowest N it value, and the pure-SiO 2 devices have the largest N it value. It indicates that the boron penetration can increase the interface trap density, especially for the n-MOSFETs.
Results and discussion
Figs. 4 and 5 show the electron and hole mobility extracted from the n-and p-MOSFETs using the split C-V method. In consistence with the N it data, the ALD stack devices have the highest carrier mobility and the pure-SiO 2 devices have the smallest mobility. For hole mobility, the difference is small due to the relatively small difference in N it (about 2 times). For the ALD stack without the heavy thermal budget, the hole mobility was reported to identical as the pure-SiO 2 ones [7] . On the other hand, the difference of electron mobility is quite large due to the significant difference in N it (about 1 order of magnitude). Moreover, for the SiON devices, the effect of a long-range dipole field of the Si-N bonds near the SiON/Si interface may also reduce the electron mobility besides N it [8] .
Fig . 6 shows the time evolution of ∆V th of pMOSFETs under NBT stress. For the SiON and pure-SiO 2 devices, ∆V th is negative and approximately obeys the power-law dependence with the exponent around 0.25. Such a negative ∆V th under NBT stress has been widely attributed to the interface trap and/or positive charge generation originated from dissociation of Si-H bonds at the SiO 2 /Si interface [3] . Taking the V th difference into account, NBTI of the SiON devices is much larger than that of the pure-SiO 2 ones, which has been ascribed to the higher density of the defect precursors (Si-H bonds) at the SiON/Si interface [2] . On the other hand, the ALD stack device shows an abnormal NBTI behavior: V th shifts to positive at the beginning of stress, and then shifts to negative. The value of ∆V th at the longer stress times is close to that of the pure-SiO 2 ones.
The initial positive jump of ∆V th is more obvious for the smaller EOT ALD-stack devices. Fig. 7 shows the time evolution of ∆V th of ALD-2.0nm-SiN/0.5nm-SiO 2 devices under NBT stress with different V g . Fig. 8 shows the corresponding interface trap generation. The initial positive ∆V th jump increases with |V g |, and the negative ∆V th rate at the longer stress times also increases. On the other hand, ∆N it increases continuously with time approximately following the power-law dependence but with the exponent increasing with |V g |. The above phenomena suggest there are electron traps in the stack film, most probably at the SiN/SiO 2 interface. The traps are neutral before stress, while can be occupied by electrons tunneling from the gate under the negative V g bias to make ∆V th positively shift, as shown in Fig. 9 . Meanwhile, the degradation at the SiO 2 /Si interface (to make ∆V th negatively shift) is similar to that of the pure-SiO 2 device due to the absence of N in the interface. While, the negatively charged bulk traps can enhance the electrical field at the SiO 2 /Si interface, resulting in faster degradation rate at higher |V g | for the ALD stack device. At low |V g | (real operation voltage), on the other hand, the neutralization effect may make its net ∆V th even smaller than that of the pure-SiO 2 device.
In conclusion, we clearly show that the ALD stack gate dielectrics offer the lowest interface trap density and highest carrier mobility compared with the SiON and pure-SiO 2 gate-dielectrics due to the effective suppression of boron penetration by the 100%N in the upper SiN layer. The 0%N at the SiO 2 /Si interface makes its NBTI is somewhat similar to that of the pure-SiO 2 except an initial positive ∆V th jump due to electron trapping in the SiN/SiO 2 interface. Therefore, the ALD stack is a very promising gate-dielectric. 
